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Abstract 
A current research project at IMAG ITIM3 Laboratory aims at an integrated test system 
combining the use of the Scanning Electron Microscope (SEM), used in voltage contrast 
mode, with a new high-level approach of fault location in complex VLSI circuits, in order 
to reach a complete automated diagnosis process. 
Two research themes are induced by this project, which are: prototype validation of 
known circuits, on which CAD information is available, and failure analysis of unknown 
circuits, which are compared to reference circuits. 
For prototype validation, a knowledge-based approach to fault location is used. 
Concerning failure analysis, automatic image comparison based on pattern recog-
nition techniques is performed. 
The purpose of the paper is to present these two methodologies, focusing on the 
SEM-based data acquisition process. 
Keywords: Electron-beam testing. image comparison, failure analysis, knowledge-based 
system, prototype validation. 
Introduction 
The tendency towards the large scale integration is leading to the 'testa-
bility' question of these circuits: debugging of new circuits, final tests for 
manufacturing, incoming inspection and failure analysis. The problem is 
particularly acute for debugging and failure analysis because of the low 
number of access points (pins). This number can be increased using me-
chanical micropro bes allowing the measurement of the voltage at the metal-
lic connections located on the top of the circuit. But the use of these micro-
probes is now questionable because of the circuit dimensions (mechanical 
restrictions) . 
Contactless probing seems to be a solution for these problems, essen-
tially for debugging and failure analysis, thanks to the voltage contrast phe-
nomenon (FEUERBAUM, 1982; \VOLFGANG, 1986; IvfENZEL and KUBALEK, 
1981; URA and FUJIOKA, 1989). Utilising this electro-optical method, the 
potential distribution in the circuit under test can be estimated from the 
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SEM image. Hence, this electronic microprobe allows to analyze internal 
connections without any mechanical damage or electrical disturbance, or 
with significantly less extent than with mechanical microprobes. 
Our project of designing a fully automated, integrated, diagnostic 
test system is based on a combined use of the SEM with a new high-level 
fault location method for complex VLSI circuits. The two research themes 
induced by this project are: prototype validation of known circuits, on 
which CAD information is available, and on the other hand failure analysis 
of unknown circuits, which are compared to reference circuits. 
Test Equipment 
The test equipment used is composed of an E-beam tester in voltage con-
trast mode for observing circuits, and an exerciser for simulating the oper-
ating environment of the circuit under test. This equipment is controlled 
by a main com.puter, in order to form a complete diagnostic station. 
E-Beam Tester 
The tester CAMECA ST15 (Fig. 1) is a microscope, specially designed for 
integrated circuit test purposes (BOURGEON, 1987). Its principal features 
are the following: 
Image 
acquisition 
Hardware 
monitor 
Fig. 1. CAMECA ST15 tester 
- an electronic column designed to give optimum performances at low 
voltage (1 keY), 
- a stroboscopic system to work in dynamic mode, 
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a chamber with large dimensions that can incorporate an exerCiser 
board, 
a motorized stage with a positioning accuracy of 1 micrometer, 
an electronic spectrometer, 
logic interface to the workstation. 
Exerciser 
We use an exerciser board for the special purpose of failure analysis of 
MC68000 microprocessors, developed in cooperation with the Polytechni-
cal University of Catalunya, Spain. This environment allows the micropro-
cessor to normally execute a program, stored in the memory. 
As test sequences, loops are used. Synchronization with the beam 
blanking is achieved by decoding one of the addresses generated by the 
microprocessor when executing the sequence. 
The large dimensions of the chamber allow to integrate all the elec-
tronic environment needed for controlling both reference and tested cir-
cuits. The main advantages of such a configuration are: 
- since environmental conditions are identical for both circuits, distur-
bance effects in the data acquisition caused by changes in these con-
ditions (e. g. vacuum break) are eliminated, 
- improvement of the circuit signal quality and reduction of noise lead-
ing to better images than the ones obtained using an external exerciser 
(VELAZCO et aI, 1989). 
Control Workstation 
The control and data processing is realized with a SUN workstation. This 
computer realises general functions, as well as specialized functions for 
debug and failure analysis. This workstation is equipped with a fast data 
acquisition system which digitizes the working images on a 512 X 512 pixels 
X 8 bits depth. A mass storage of 300 MBytes has been added and allows 
to store about 1200 current images. 
Two main applications have been developed in the framework of this 
project. The first one is failure analysis of unknown circuits, which is 
detailed in the next section, and the second one is prototype validation of 
known circuits, detailed in the second next one. 
284 D. CONARD, B. COURTOIS, J. LAURENT and M. MARZOUKI 
Failure Analysis 
Overall Methodology 
The effective utilization of the very interesting possibilities of SEM requires 
specific test methods for testing! diagnosis. Moreover, these test methods 
should be different if the logical or electrical scheme of the analyzed circuit 
is known or if no such information is available. In this section (failure 
analysis), only the case of unknown circuits is investigated. 
To locate a defect in a circuit of unknown internal structure, the 
following test principle is suggested. Suppose that some functional tests 
that manifest the defect (a single one) are known. The circuit can be either 
combinational or sequential. The SEM observation (Fig. 2) is giving an 
image of the voltage at the points in the circuit (a rectangular grid for 
example), for some input vector. An observation of the same area (some 
grid) for a fault-free (reference) circuit and for the analyzed circuit allows 
to note all points for which there is a discrepancy. These points include 
the location of the defect and locations of errors manifested by the defect 
(i. e. locations for which the defect has been propagated). 
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Fig. 2. Possible defect locations 
Suppose now that we know another input, manifesting the same de-
fect. Another image similar to Fig. 2c can be obtained, for which the 
marked points include the defect and the errors manifested by the second 
input. An ongoing process will restrict the possible locations of the de-
fect, by intersecting the potential location sets, until ending with a single 
location, according to Fig. 2d. 
The analysis of a sequential circuit is resolved by the technique of 
Dynamic Fault Imaging (DFI) (MAY et aI, 1984). The description of this 
technique is outlined in Fig. 3. The E-beam tester is used in the strobo-
scopic voltage contrast mode which delivers, for both the reference circuit 
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Fig. 3. Dynamic fault imaging 
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and the tested one frozen pictures (snapshots) of dynamic states. The test 
sequence is applied to each pixel of the picture for an acquisition phase 
which determines the temporal state. Then, the image subtraction gives 
the discrepancies due to the defect manifestation. The specific problem due 
to a sequential circuit is that errors can be propagated in time, creating 
many discrepancies, but without manifesting the defect location. In this 
case only the first image containing discrepancies must be retained among 
the series of images taken in a time sequence. 
This global methodology has been implemented on an industrial tool. 
It essentially involves automatic image comparison, described in next the 
section. 
Automatic Image Comparison 
Goals and Problems 
The process of comparison shows, by subtracting images, the differ-
ences in voltage contrast between the reference circuit and the faulty one. 
This operation is realized on a set of adjacent (neighbour) images cover-
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Fig. 4. Functional algorithm for failure analysis (step numbered according to the time 
ordering) 
ing either the whole circuit or a suspected area. The determination of the 
suspected area requires a good knowledge of the device structure. In fail-
ure analysis, this level of knowledge is not available and then the number 
of images can be superior to one hundred. The MC68000, for instance, 
requires about 600 images for the whole circuit acquisition with 0.5 micro-
meter pixels. So, to cope with the great quantity of information, we must 
automate the elementary operations of image capture, moving stage and 
image subtraction. The good extraction of the voltage contrast differences 
requires comparable data at the temporal and spatial level. This requires 
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two tasks to be performed: elimination of the rotation effect due to the 
position of circuits on the same stage and the translation discard due to 
the mechanical inaccuracy of the stage moving. We have developed an 
overall process of comparison which automatically solves these problems. 
This process is described in the following section. 
Overall Process of Comparison 
As shown in Fig. 4, our process can be divided into 3 steps: 
(i) Initialization 
This manual operation characterizes the physical parameters of the 
microscope and the geometrical description of the circuits. All parameters 
are stored in a file for further use in the stage moving and acquisition steps. 
Each circuit is defined by a common origin and rotation angle with respect 
to the stage (see Fig. 5). We will subsequently use this angle to correct the 
discards in rotation. 
e test 
~Y '~' 
T,,' oh9in • 
Reference origin 
Reference of the stage V-stage 
Fig. 5. Localization of circuits 
Finally, we choose the observation area with the help of 2 opposite 
points on the reference circuit. The number of images overlapping the area 
of observation depends on the pixel size. 
This one is given as follows: in theory 3 pixels per basic pattern are 
necessary for the extraction of contour lines but in practice at least 4 points 
are required for noise reduction. The area of observation is defined by the 
following parameters (Fig. 6): 
the coordinates of the first image: Xstart, Y start, 
the discard between 2 contiguous images: D, computed with the mag-
nification, 
the number of images on both X and Y directions: N BX and N BY, 
in order to cover the entire zone. 
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Fig. 6. Description of moving stage and acquisition 
(ii) Acquisition sequence (automatic step) 
The moving stage is realized in a streamer mode. This organization 
allows us to capture all images with a minimum displacement which guar-
antees the best precision for the positioning of the stage. The controls of 
the moving stage and the acquisition are depicted in Fig. 6. The positions 
are computed to take the differences of orientation into account. In prac-
tice, we change the theoretical coordinates (U, V) of the image (rn, n) by a 
correction with the angle of each reference circuit defined by the initializ-
ation step: 
(1) 
The real coordinates are given by the following transformation: 
(X) ( cos(19) sin(19)) (U) Y (m,n) = sin(19) cos(19) . V (m,n) . (2) 
In fact, this transformation is insufficient because it only allows the posi-
tioning of the image centre but it does not ensure the same orientation for 
both images (reference and test) on the screen display. 
This problem is solved by electronic beam rotation which allows to 
turn the image with regards to its centre. For an image resolution of 
512x512 pixels, an accuracy of 0.1 degree is necessary to ensure a discard 
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Fig. 7. Pattern alignment 
between the patterns of the contiguous images of less than one pixel (see 
Fig. 7). 
In practice, this operation consists of aligning an horizontal (or ver-
tical) pattern on the screen of visualization. The beam rotation angles are 
estimated for each circuit and stored with the parameters of the initializa-
tion step. The images will be turned at the beginning of the acquisition 
phase. It should be noted that in the second step, the discards rotation 
are automatically eliminated without data processing. The novelty of in 
this solution lies in the reduction of the correlation process to a simple 
translation. 
(iii) Automatic comparison 
Before comparing images, it is necessary to have exactly the same 
position for both images. A correlation must be performed to automati-
cally superimpose translation in each pair of images. The principle of this 
correlation consists of extracting the contour lines in order to apply a fast 
algorithm for corner pattern localization. This processing is achieved in 
two phases. The preprocessing phase isolates the relevant information on 
each image with the following operations: 
smoothing: this filter gives a blurred image that allows us to obtain 
more homogeneous areas on the threshold images. In addition, it of-
fers a good compromise between image improvement and execution 
time. 
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automatic thresholding: the value of the threshold is chosen to extract 
the logic level '0'. To do that, we examine the histogram curve for 
all the minima and we take only the one with the lowest frequency 
(Fig. 8). 
Bulk and topographic contrast 
Logic value "1" Logic value "0" 
L--mllllWW~llllUliWW~WWUllWW~ _____ ~ 
Threshold 
Grey level 
Fig. 8. Histogram in voltage contrast and cross section curve 
elimination of artifacts: this second filter eliminates the wrong infor-
mation due to the substrate and to the topographic contrast. More-
over it gives straighter edges on which the localization of corners is 
easier. This operation is realized by two independent functions which 
eliminate all segments of a width less than a basic pattern in both X 
and Y directions. 
extraction of contour lines: this function is applied to a thresholded 
image. It aUows the quick tracing of the contour because it does not 
make a derivation like a Sobel gradient. In this algorithm we keep a 
white pixel only if at least one of its neighbours is black. Hence we 
get the closed contour iine with a one pixel width. 
As a second phase a search and analysis of the corners position is performed, 
based on the localization of corners on the contour lines. It automatically 
determines the translation discards if they are less than the basic pattern 
size on a chip (named elementary segment on the image). Of course, this 
restriction depends only on the mechanical accuracy of the stage. It re-
quires, for the present technology, an accuracy on each direction of 0.5 to 
1.5 micrometers (SIMON and ROSENFELD, 1976). 
At first, we search the corners defined by 2 orthogonal elementary 
segments lined up on both X and Y directions. Generally, these segments 
are never aligned on the horizontals or the verticals and we must search for 
more complex elements composed of sets of contiguous pixels. Moreover, a 
shifting notion with regards to both X and Y directions has been introduced 
to ensure a good orthogonality. 
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Fig. 9. Definition of corners 
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Thus, the tolerance for the elementary segments of N pixels, is less 
than N /2 shifting pixels (see Fig. 9). The algorithm distinguishes 8 corner 
patterns according to the segments orientation and their connectivity. We 
have introduced this distinction in order to compare corners which have 
similar positions (see Fig. 10). 
Good association: 
same ori eniation 
Bad association: 
not the same orientation 
Fig. 10. Association of corners 
As a second step, the corners of each image are associated in the 
following conditions: 
the position discards should be less than the size of an elementary 
segment, 
the corners must have the same orientation. 
Finally, the translation discards are calculated in pixels, as the average of 
the position discards for each pair of corners. 
After this spatial correlation step, we make an histogram equaliz-
ation in order to ensure a grey level distribution normalization (COLLIN 
and PELLISSIER, 1987). Then, the reference image is translated and the 
subtraction is realized on all grey levels. The difference image will give 
clear areas for discrepancies and dark areas for the coincidences. 
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Case Study and Some Results 
A set of single-faulty 68000 microprocessors has been obtained by cutting 
aluminium or polysilicon tracks in good 68000 circuits, using an optical 
LASER. This technique has provided us with a sample of circuits where 
faults were randomly distributed (the X-Y coordinates of the LASER were 
randomly generated for each circuit). Moreover, the location of these types 
of defects does not entail extra chemical processes to confirm the final 
diagnosis. Obviously, this technique allows only the injection of a limited 
set of faults. However, it must be noted that our goal was the validation 
of an automatic localization tool which provides the starting point of the 
failure analysis phase. In this section, we show an example of the automatic 
analysis. 
Technical Features 
(i) Test sequence timing 
- sequence loop: 
$label movea.w datal, Al 
movea.w data2, A2 
jmp $label 
- clock frequency: 2 MHz 
- sequence period: 13/Ls 
- delay of observation phase: l/Ls 
(ii) E-beam testing 
- beam energy: 1 Ke V 
- beam current: 1 nA 
- E-beam pulse width: 400ns 
- E-beam pulse period: 13/Ls 
- duty cycle: 31E-3 
- magnification: 366 
(iii) Image processing 
- resolution: 512 x 512 pixels 
- pixel depth: 8 bits 
- frame time: 3 s 
- averaged images: 10 
- acquisition time: 30 s 
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(iv) Image comparison 
maximal observation area: 200 images 
basic pattern: 6 pixels 
execution time (preprocessing + corner study): 1 min. 
Comments 
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The observation of fault manifestation has necessitated 3 comparison 
steps covering the following chip areas: operative part, control interface and 
ALU control. As the first discrepancies have been observed in the control 
interface, the remaining circuit portions (PLA, ROM, ... ) have not been 
covered. The operative part of the microprocessor, evaluated as an area of 
15 mm2 , has taken 4 hours of analysis time (120 images were evaluated), 
while the evaluation of the ALU control and control interface parts (total 
area of 7.5 mm2 ), required 2 hours analysis time (60 observed images). 
The global study including circuit preparation, E-beam configuration, 
test sequence preparation and discrepancies analysis took about 2 days. 
Prototype Validation Using E-Beam 
Purpose and Means 
Prototype validation using E-beam constitutes, like failure analysis, an in-
ternal test of circuits, that is, a premanufacture debugging. The aim of 
the prototype validation process is to localize residual design or proto-
typing faults. These faults are not easily modelled, thus methods based 
on the use of fault dictionaries (KUJI and TAMAMA, 1986; MELGARA et 
aI, 1988) are not really suitable for a topological fault localization. The 
consideration of the most general fault model (existence of a discrepancy 
between the expected and observed behaviour of a circuit) is then nec-
essary, allowing to take any kind of potential fault into account. In the 
case of prototype validation, the reference source is information from ex-
ternal CAD tools (circuit structure, functional descriptions and simulation 
results). This information is compared with the SEM observation results 
(grey level images of the device under test). After comparison the list of 
observed discrepancies indicates error occurrence places and dates. 
From this list of discrepancies, our objective consists to develop of a 
completely automatic, robust and precise diagnosis method, relatively to 
the different levels of abstraction used for the representation of the device 
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under test. To achieve that, we have decided to develop a knowledge-based 
system (KBS) for automatic fault localization (MARZOUKI and COURTOIS, 
1989). This system, named PESTICIDE Ca Prolog-written Expert System 
as a Tool for Integrated CIrcuits DEbugging') is a second generation KBS 
(MARZOUKI et aI, 1989), in that it makes a joint use of heuristic - shallow 
and deep - knowledge, which allows reasoning from the structure, function 
and behaviour of the device under test (DAVIS and SHROBE, 1983; DAVIS, 
1984). The device model is based on hierarchical partitioning, and allows 
to make a clear distinction between structural, functional, and behavioural 
knowledge. 
The global architecture of PESTICIDE is depicted in Fig. 11. Its 
main characteristics are the following: 
Fig. 11. PESTICIDE global architecture 
- three knowledge bases are used: structural (SDB) and functional 
(FDB) knowledge bases, containing information on the device under 
test, and behavioural (BDB) knowledge base, containing information 
on the current test session, 
- three control modules exploit this knowledge: a verification module 
ensures data consistency in the knowledge bases, a detection module 
identifies faults on wires and a localization module searches for the 
faulty blocks, in the interconnected block model of the device under 
test. 
- all the components of PESTICIDE are controlled and managed using 
a PRO LOG interpreter. 
The following subsection details the components of PESTICIDE and the 
diagnosis methodology. 
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Knowledge Representation: Model and Knowledge Bases 
In this model, the device is hierarchically decomposed into interconnected 
blocks. Three basic components describe the circuit: the block, the wire 
(connection) and the block interface (see Fig. 12). 
W1 
0- 81 
8101 BI11'--___ .... 
8102 
Fig. 12. Device model for debugging 
Assumption: 
A circuit is considered to be a sequential one if, at a given step of 
the test process, an the interconnections in it its partition into loops can 
appear. By this assumption, the proposed model facilitates to represent 
sequential circuits as easily as combinational ones, by means of associating 
to each component the relevant parameters. 
Modelling the Circuit 
(i) The block parameters are its name and a list of block interfaces, con-
sisting of input, output or bidirectional block interfaces connecting 
the block to its external environment. 
(ii) The block interface allows to connect the blocks between themselves 
and to the pads of the device. The major reason for introducing this 
notion of block interface is to allow fault detection on wires and in 
sequential circuits as well, thanks to time parameters. 
Parameters associated to a block interface are its name, its state (er-
roneous or not, during the current test session), its logical value, the 
measuring time instant of this value its type (input or output of a 
block or bidirectional), a delay, measured in clock cycles, represent-
ing the time after a block interface value will be valid. This delay is 
evaluated as the propagation delay through the block plus the sta-
bilization time of the block interface value (if type = output) or the 
propagation time of the wire (if type = input). The last parameter is 
the hold time of the block interface. 
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(iii) The wire has also a name and an associated list of block interfaces, 
connected either upstream or downstream in the signal flow to the 
WIre. 
Databases 
The three components described above form a basis of the databases. 
The word 'database' is inherited from early expert systems (BARR and 
FEIGENBAUM, 1982), but in the case of PESTICIDE, the database is not a 
collection of pieces of associative knowledge in the form: 'observed symp-
toms::} possible deductions' but rather a set of specifications of device 
structure, behaviour and function. In order to distinguish between these 
different types of specifications, we have defined three distinct databases: 
the 'structural' database, the 'functional' database, and the 'behavioural' 
one. 
The 'structural' database contains all the available information onthe 
device under test. These data consist of: 
The definition of the blocks, with their two parameters, as described 
in the previous subsection, 
- The definition of the block interfaces, restricted to its 'structural' 
parameters (name, type, delay and the hold time), 
- The definition of the wires, with their two parameters. 
The 'functional' database contains two kinds of additional information con-
cerning the block interfaces: 
- A condition for each bidirectional block interface, determining the 
direction of signal flow (input or output), 
11 
12 
13 
14 
15 
Inputs: 
;:-~ No element of 02 coverage cone 
o Element of 02 coverage cone 
Fig. 13. Usefulness of coverage cone notion 
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A coverage cone (Figs. 13 and 14) for each block interface, expressing 
the functional dependency (MCCLUSKEY, 1984) between an output-
type and the input-type block interfaces. 
Although not necessary, this notion of coverage cone allows to improve the 
computing performance of the expert system by reducing the number of 
alternatives (datapaths) to be explored. Fig. 13 illustrates the coverage 
cone notion. In this Figure, the input block interfaces that constitute 
the coverage cone of output 02 are 12, 13, and 14, since by the circuit 
topology the values on 02 at least potentially depend on the values 12, 
13, 14, and on the function of the sub-block SB2. Fig. 14 illustrates the 
advantage of this coverage cone notion. Let us suppose that errors appear 
at output 02 and inputs 13 and 15 as well. If all the inputs of the block are 
indistinguishable, then the expert system can activate propagation rules 
on both the paths '02-13' and '02-15', while input 15 and output 02 are 
functionally independent. Such a superfluous activation of a propagation 
rule can be avoided by the use of the coverage cone of each block output, 
saving time by activating only the relevant propagation rules. 
11 ~ 
12 
13 
14 
15 
J 01 
02 
~ ________ ~ ____ ~ ____ -r ~ 03 
Proper bacKward 
propagation 
L - - Improper backward 
propagation 
~ Block interface in error 
Fig. 14. Illustration of the coverage cone notion 
The 'behavioural' database contains data about the current test, and 
consists of the following information: 
Instances of block interfaces, qualified by the name of the concerned 
block interface, and its 'behavioural' attributes, which are its state 
(erroneous or not), its logic value and its direction (input or output), 
at the given measuring time instant. 
- The fault model hypothesis for the current test session. This hypoth-
esis can be one of the followings: 'single combinational' fault (single 
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fault model, restricted to combinational circuits), 'multiple combi-
national' fault (multiple fault model, for the same type of circuits), 
'single sequential' fault or 'multiple sequential' fault, for sequential 
circuits. This hypothesis is not a restriction of the automation of the 
diagnosis: in fact, it was only introduced in order to simplify the di-
agnosis process, and, consequently, to shorten the response time of 
PESTICIDE. If no hypothesis is formulated, PESTICIDE will work 
using the most general mypothesis, that is, multiple fault case for 
sequential circuits. 
Of course, the information contained in the three databases must respect 
some data consistency constraints. These constraints are due to the appli-
cation domain of the expert system, and are verified by this system. The 
detailed description of data consistency verification methodology can be 
found in (MARZOUKI et aI, 1989). 
Fault Localization Process 
The strategy for fault localization within blocks is adapted according 
to the user-defined fault hypothesis for the test session. Before presenting 
the four strategies, some important remarks must be made: 
Remark 1: 
Fault localization within blocks necessitates to have the circuit under 
test functioning, even if it is an off-line test, so bidirectional-type block 
interfaces will not be mentioned any more in this section. Indeed, all of 
the block interface values will be sampled during the functioning of the 
circuit. Particularly sampled direction-control signals of bidirectional-type 
block interfaces will be applied to the direction selection (input or output). 
Remark 2: 
Sequential circuits are considered, but neither special feedback loops 
elimination nor transformation procedures are used. This fact can be easily 
explained: considering different instances of each block interface makes it 
possible to have the device debugged in a step-by-step functioning mode 
Therefore, it is possible to have at any given moment an instantaneous 
image of the circuit under test, and consequently, any differentiation be-
tween external inputs and internal states of a sequential system of blocks 
is totally useless. 
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Remark 3: 
When pure combinational devices are considered, the following pa-
rameters are ignored: 
delay and hold time of a block interface, 
- measuring instant of block interface instance. 
This is possible since we can consider in this case a zero delay and infinite 
hold time and, accordingly, the measuring instant is not interesting. 
Remark 4: 
Preceding the fault localization process, PESTICIDE executes a pre-
processing step in order to facilitate the use of the information shared 
among the three databases. The result of this step is to establish the con-
nections between blocks and wires, using the block interface notion. This is 
made by reversing the relations between blocks and block interfaces on one 
hand, and wires and block interfaces on the other hand (for more details, 
see MARZOUKI and COURTOIS, 1989). 
The different strategies can now be described: they are the expression 
of classical rules for error propagation within a given device. 
(Sl) 'Single combinational' fault localization strategy: when this hypo-
thesis is used, the expert system searches first all of the block interfaces 
which state parameter is declared as erroneous, and then, for each of them, 
apply the backtracing strategy: 
examine the block which has this block interface as an output, 
if none of the members of the coverage cone (inputs) of this block 
interface is in error, then this block is the faulty one, and a DIRECT-
type error is manifested at its primary output(s). 
if one of the inputs in the coverage cone is in error, go upstream and 
examine other blocks, until reaching the faulty block that manifests 
a PROPAGATED-type error on the current block interface. 
At the end of the process, the system provides as many results as the 
number of erroneous block interfaces. 
(S2) 'Multiple combinational' fault localization strategy: when this 
hypothesis is used, the process searches first the faulty blocks which man-
ifest a DIRECT-type error, in exactly the same way as for the single fault 
case. After that, the process searches the blocks that are assumed to be 
faulty, by applying a specific strategy to each of the faulty blocks. Some 
blocks are called 'assumed to be faulty' because it can happen that the 
knowledge the system has about them is insufficient to decide unambigu-
ously. 
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Table 1 
Experiments with 'Single combinational fault' and 'Multiple combinational fault' 
strategies (CPU times for SCF and MCF in seconds) 
Example Blocks Block into Errors SCF MCF 
2-bit adder 2 10 3 0.08 0.14 
4-bit adder 4 20 5 0.16 0.20 
8-bit adder 8 10 7 0.43 0.61 
16-bit adder 16 80 10 1.02 1.27 
Therefore, it will afterwards be necessary to apply to them specific 
methods. These blocks are such that they have an erroneous input. The 
strategy is as follows: 
- for each of the faulty blocks, search its erroneous outputs, 
- for each of these block interfaces, examine the block(s) which has 
(have) this block interface as an input, 
if this block is not already declared as a faulty one, assume it to be 
faulty, 
- apply this strategy to all the downstream blocks of this one. 
(S3) 'Single Sequential' fault localization strategy and (S4) 'Multiple Se-
quential fault localization strategy: they will not be detailed here because 
they are exactly the same as the SI and S2 strategies, respectively except 
that a reference value or status is assumed to be a 'good' one, that is, a 
value or status captured at the relevant instant. This is done by using, at 
each step of the reasoning process, a strategy for evaluating the validity of 
a measuring instant detailed in (MARZOUKI and COURTOIS, 1989). 
Note that the fault localization process is interactive: the user (a 
design or test engineer) asks questions form PESTICIDE. If the expert 
system has a sufficient knowledge about the circuit and the current test, 
it can then directly provide the answer, othenvise PESTICIDE asks the 
user for some additional information like the state of a still unobserved 
block interface. Further developments of PESTICIDE will allow it to ask 
for applying some given input pattern sequence as well. 
Some Execution Results 
Some experiments were performed using PESTICIDE. This was not done 
with a real circuit, because the link between PESTICIDE and the image 
acquisition and processing tool is not completely achieved, but work is 
ongoing on this subject. 
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Table 2 
Experiments with 'Single sequential fault' and 'Multiple sequential fault' strategies 
(CPU times for SSF and MSF in seconds) 
Example Blocks Block int. Instances Errors SSF MSF 
2-bit adder 2 10 10 3 0.50 0.41 
4-bit adder 4 20 20 5 1.16 0.67 
8-bit adder 8 40 40 7 2.80 1.38 
16-bi t adder 16 80 80 10 7.10 3.30 
'f..1aster I "lave 
DJ/ip-flop 6 18 72 15 10.70 2.20 
In Table 1 the CPU time measured on a BULL DPX- 5000 computer, 
using the C-prolog 1.5 interpreter under the UNIX System V operating 
system for fault localization in 2-bit, 4-bit, 8-bit and 16-bit adders, for 
the 'single combinational fault' (SCF) and 'multiple combinational fault' 
(MCF) case, with a varying number of erroneous block interfaces is shown. 
In all cases, each single-bit adder is modelled as a block. 
Table 2 gives the CPU time measured for fault localization using the 
'single sequential fault' (SSF) and the 'multiple sequential fault' (MSF) 
strategies. These latter experiments have been tried on the same series 
of adders as in Table 1, and on a master/slave D flip-flop, for which each 
N AND gate was modelled as a block. 
In each table the measurement conditions are given. These conditions 
are the number of blocks, the total number of block interfaces, as well as 
the number of errors for the two strategies, plus the number of instances 
of block interfaces taken into account for the single and multiple sequential 
strategies. 
Some comments can be made on these tables. The first remark is 
addressing the two types of devices (combinational or sequential circuits). 
The selected particular cases are rather simple, but this choice is not so 
restrictive since, up to now, PESTICIDE uses only topological propagation 
rules at a given hierarchical level. We are not really interested in what is a 
block, rather in the number of blocks, their interrelations and the number 
of erroneous block interfaces or instances of block interfaces are significant. 
The second remark only concerns combinational circuits. Table 1, 
compared to the first four rows of Table 2, gives the following ratios: 
SSF /SCF: 6.7 
MSF /MCF: 2.7 
SCF /MCF: 0.7 
SSF /MSF: 1.7 
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This can be interpreted as follows: 
For either single or multiple fault case, the CPU time with 'combina-
tional strategy' is less than the CPU time with 'sequential strategy' 
(SSF jSCF and MSF jMCF). This is due to the fact that, for 'se-
quential strategy', the formulas for evaluating the measuring instant 
validity must be computed. This remark leads us to conclude that 
it is really important to define four different strategies, rather than a 
general, unified strategy. 
Nevertheless, it can be noted that the ratio SSF jSCF is approximately 
2.5 times greater than the ratio MSF jMCF, and SSF jMSF is 2.5 times 
greater than SCF jMCF). In other words, for single fault localization, 
the CPU time required by the 'sequential strategy', as opposed to the 
one required by the 'combinational strategy', has grown much more 
than for multiple fault localization. This is due to the larger search 
space of instances of block interfaces for the backward propagation 
used in the diagnosis of propagated-type errors (single fault case) than 
the search space for the forward propagation, used in the identification 
process of blocks assumed to be faulty (multiple fault case). In the 
former case, the search space is a tree, while in the latter case, the 
search space consists only of some straightforward paths. 
Conclusions 
Concerning the first research topic, it is known that failure analysis is a 
tricky and time consuming task, usually performed manually. The global 
strategy presented here allows to automatically point out discrepancies 
between a failed circuit and a reference circuit. 
As microprocessors are among the most complex circuits, we have 
chosen them to validate the developed tools. Nevertheless, the same tools 
and techniques can be applied with minor adaptations to other circuit 
types. The experiments performed on a faulty 68000 show the feasibility of 
the automation of the first and most important step of the failure analysis: 
fault location at the chip surface. 
Concerning the second research topic, the knowledge-based system 
presented in this paper constitutes a real progress in the state of the art 
of prototype validation of VLSI circuits using E-beam, since it implements 
an automated of the fault diagnosis process, while other researchs and 
products (CO:\'CINA and RICHARDSON, 1987; CONCINA and LID, 1987; 
GORLICH et aI, 1987; Km.fATSU et aI, 1987; KUJI and TAMA)"IA, 1986; 
HENNING et aI, 1987) have only achieved the automation of the link between 
an E-beam tester and CAD tools, leaving the diagnosis itself to the designer 
HIGH-LEVEL TOOLS AND METHODS FOR ELECTRON-BEAM DEBUG 303 
of the circuit. In spite of the fact that we have presented only here a 
feasibility study, we hope that this research work will draw wider attention, 
especially through the real-case experiments. 
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